I. INTRODUCTION

E
LECTRONIC phase shifters (PSs), the most essential elements in electronic beam-steering systems such as phased-array antennas, have been traditionally developed using switched transmission lines [1] - [3] , 90 -hybrid coupled lines [4] - [6] , and periodic loaded lines [7] - [9] . However, even though these distributed approaches can achieve true time delay along the line sections, their physical sizes make them impractical for integration with multiple arrays in a commercial IC process, especially below K-band ( 30 GHz) frequencies. The migrations from distributed networks to lumped-element configurations, such as synthetic transmission lines with varactors (and/or variable inductors) tuning [10] - [12] , lumped hybrid-couplers with reflection loads [13] - [15] , or the combined topologies of lumped low-pass filters and high-pass filters [16] - [18] , seem to reduce the physical dimensions of the phase shifters with reasonable performance achieved. However, for fine phase quantization levels over wide operation bandwidth, the size of the lumped passive networks grows dramatically, mainly for the various on-chip inductors used, and is not suitable for integrated phased array systems on a chip. Also, in most cases, the relationships between the control signal (voltage or current) and output phase of the lumped passive phase shifters are not linear, which makes the design of the control circuits quite complex [19] . The passive phase shifters by themselves can achieve good linearity without consuming any DC power, but their large insertion loss requires an amplifier to compensate the loss, typically more than two stages at high frequencies ( 10 GHz), which offsets the major merits of good linearity and low power dissipation of the passive phase shifters.
Compared with the passive designs, active phase shifters [20] - [27] where differential phases can be obtained by the roles of transistors rather than passive networks, can achieve a high integration level with decent gain and accuracy along with a fine digital phase control under a constrained power budget. Although sometimes referred to differently as an endless PS [20] , a programmable PS [21] , a Cartesian PS [23] , or a phase rotator [24] , the underlying principle for all cases is to interpolate the phases of two orthogonal-phased input signals through adding the I/Q inputs for synthesizing the required phase. The different amplitude weightings between the I-and Q-inputs result in different phases. Thus, the basic function blocks of a typical active phase shifter are composed of an I/Q generation network, an analog adder, and control circuits which set the different amplitude weightings of I-and Q-inputs in the analog adder for the necessary phase bits.
In this work, a 4-bit (phase quantization level 22.5 ) active phase shifters to be integrated on-chip with multiple phased arrays for X-, Ku-, and K-band (8-26 GHz) applications are designed in a 0.13-m RF CMOS technology ( 65-80 GHz). Section II describes the phase shifter architecture and performance requirements in detail. More specific circuit level descriptions of the building blocks are presented in Section III. The implementation details and experimental results are discussed in Section IV.
II. SYSTEM ARCHITECTURE Fig. 1 briefly describes the phased array receiver system proposed for this work. The phased array adopts the conventional RF phase-shifting architecture, which is superior to other architectures such as local oscillator (LO) or IF phase-shifting systems in that the RF output signal has a high pattern directivity so that it can substantially reject an interferer before a RF mixer, relaxing the mixer linearity and overall dynamic range requirement [28] . the RF part, required from the overall system perspective. The system includes transformer-based (1:1) on-chip baluns for differential signaling after the LNA. The 4-bit differential phase shifter, presented in this work, should provide about 5 0 dB of insertion loss and higher than 5 dBm of input level with less than 10 mW of power dissipation from a 1.5 V supply voltage. The input impedance of the phase shifter should be matched with the output impedance of the LNA ( 50 ). As the phase shifter will eventually be integrated on-chip with an active signal combiner network whose input impedance is capacitive ( 50 fF, i.e., a gate input of a source follower), the output matching in the phase shifter is not necessary. However, the phase shifter should provide a digital interface to the DSP for 4-bit phase controls.
The building blocks of the differential active phase shifter are shown in Fig. 2 . A differential input signal is split into quadrature phased I-and Q-vector signals using a quadrature all-pass filter (QAF), which provides differential 50 matching with the previous stage as well. The QAF is based on -series resonators, utilizing the series resonance to minimize loss, which will be discussed in detail in the next section. An analog differential adder, composed of two Gilbert-cell type signed variable gain amplifiers (VGAs), adds the I-and Q-inputs from the QAF with proper amplitude weights and polarities, giving an interpolated output signal with a synthetic phase of and magnitude of . For 4-bit phase resolution, the different amplitude weightings of each input of the adder can be accomplished through changing the gain of each VGA differently. A current-mode 3-bit DAC takes this role by controlling the bias current of the VGAs. The logic encoder synthesizes the necessary control logic signals for the DAC and adder, using the 4-bit digital inputs from the DSP. The DAC is an indispensable element for fine digital phase controls in modern phased arrays. Decreasing the phase quantization level needs more sophisticated gain control from a higher resolution DAC, but will not result in any significant increase of the phase-shifter physical area.
III. CIRCUIT DESIGN
A. Quadrature All-Pass Filter (QAF)
In the phase synthesis, which is based on a phase interpolation method by adding two properly weighted quadrature vector signals, the accuracy of the output phase is dominated by the orthonormal precision of the I/Q seed vectors. Specifically, as the output phases heavily depend on the amplitude weightings of I-and Q-input, the output phase error is more sensitive to the amplitude mismatch than the phase mismatch of the I/Q inputs, which leads to the use of an all-pass polyphase filter ensuring equal I/Q amplitude for all , rather than a high-pass/low-pass mode one as an I/Q generation network as in [27] . However, although a polyphase filter provides a solid method of quadrature generation and is sometimes used in the LO signal path where the signal amplitude is very large, its loss often prevents it from being used in the main RF signal paths, and this is more true of multistage polyphase filters for wideband operations. To achieve high quadrature precision over wide bandwidth without sacrificing any signal loss, an -resonance based quadrature all-pass filter is developed.
1) Basic Operation:
As shown in Fig. 3 (a), the quadrature generation is based on the orthogonal phase splitting between ) and ) in the series --resonators. The transfer function of the single-ended I/Q network is (1) where and Q .The benefits of this I/Q network are that it can guarantee 90 phase shift between Iand Q-paths for all due to a zero at DC from the I-path transfer function, and it can achieve 3 dB voltage gain at resonance frequency when Q . The operating bandwidth is high due to the relatively low , although the I/Q output magnitudes are exact only at as the quadrature relationships rely on the low-pass and high-pass characteristics. Even with these advantages, the single-ended I/Q network does not seem to be very attractive because the quadrature accuracy in the single-ended I/Q network is very sensitive to any parasitic loading capacitance, discussed further in this section. , it also shows low-pass characteristics from the point of . Therefore, the linear combination of these characteristics leads to the all-pass operations shown in (2) . The interesting point in (2), compared with (1), is that the Q is effectively divided by half, hence increasing the operation bandwidth, because of the elimination of a redundant series -during the differential transform. The differential I/Q network shows for all and orthogonal phase splitting at , which is the double-pole frequency of (2) It is noted that if Q in (5), which is possible by increasing from the original value of , then one can obtain two frequencies where the QAF can generate an exact 90 phase difference between the I/Q outputs, extending the operation bandwidth further, and these two frequencies are identical to the pole frequencies of the I-and Q-path transfer functions. The phase error from the 90 relationships between and at , defined as , can be expressed as (6) is the offset frequency from the center frequency of . Fig. 4 presents the simulation results of according to for two cases of Q ( ) and Q ( ). means a net increment of from the ideal value of . The simulations were done at GHz by SPECTRE with process models, pH ( GHz and GHz), fF, , given by the IBM 0.13-m CMOS technology. The theoretical values agree well with simulations. The discrepancy at high frequencies is due to the limited of the given inductor. Theoretically, one can achieve less than 5 of from 35% to about 50% variation of with Q . However, this error frequency range can be increased further with a slight increase of . Typically, a 10% increment of exhibits less than 5 of over 0.5 0.65 of . The penalty in this bandwidth extension by the pole-splitting technique is a small reduction of voltage gain which can be given as Q at . For example, when Q is 0.83, the gain is 0.7 dB lower from the ideal 3 dB voltage gain at , and is acceptable for most applications.
It is also noteworthy that the effective decrement of Q by half in the QAF makes possible a real value of input impedance over a wider bandwidth and facilitates impedance matching. With input matched differentially to , the input reflection coefficient ( ) at can be given as
Within 45% 80% variation of , (7) results in , corresponding to roughly below 10 dB input return loss over more than 100% bandwidth.
3) Loading Effect: It is worthwhile to consider the errors caused by the loading effects on the QAF, which we have deliberately ignored for simplicity. Fig. 5 addresses this problem conceptually in a single-ended manner, where the parasitic loading capacitance , mainly originated from the input gate capacitance of a transistor in the next stage, can modify the output impedances of ( ) and ( ) differently. Intuitively, will lower the loaded Q of a high-pass network, , hence increasing the resistance and decreasing the inductance of . Also, will reduce the resistance and increase capacitance of the low-pass network, , hence effectively increasing the loaded Q. The by-products of these impedance modifications by are the degradation of and quadrature errors at the output. The phase and amplitude errors from this loading effect will be mainly dependent on the ratio of , as given in (8) and (9), respectively, for the case of the single-ended I/Q network. The is defined in the same manner as and at .
dB (9) The all-pass mode differential configuration can suppress these errors because any output node impedance in Fig. 3(d) is composed of low-pass and high-pass networks as mentioned, and provides counterbalances on the effect of . Fig. 6 shows the simulation results of the quadrature errors caused by at GHz for the single-ended and differential QAF, along with the theoretical values evaluated from (8) and (9) . For the most practical range of , the differential I/Q network can reduce by more than half of that from the single-ended one, and the slope of is much smaller in the differential case than in the single-ended one.
As the capacitance of the QAF becomes smaller with increasing operating frequencies, can go up to moderate values for millimeter-wave applications, causing substantial errors. The lower impedance design of the QAF, where can be increased while kept constant, hence diminishing , can relieve this potential problem at the expense of more power consumption for driving the low impedance from the previous stage of the QAF. Another appropriate solution is to insert a source follower after the QAF, which will minimize from the gate of an input transistor of the following stage.
In this work, for the X-and Ku-band phase shifter, the QAF is designed with differential 50 [ in Fig. 3(d) ] for impedance matching with the previous stage. For GHz, the final optimized values of and through SPECTRE simulations are pH ( GHz) and fF. This takes into account about 70 fF of input pad capacitance and 50 fF of which includes the input capacitance of the following stage (a differential adder) and the parasitic layout capacitance. For the K-band phase shifter, the optimized passive component values are pH ( GHz), fF and [ in Fig. 3(d) ]. The inductors are realized incorporating the parasitic layout inductance using the foundry models with full-wave electromagnetic simulations. With all the parasitic capacitances, Monte Carlo simulations assuming Gaussian distributions of ( 5%), ( 5%) and ( 10%), show about a maximum 5 of quadrature phase error within 1 statistical variations at 12 GHz. Within 3 variations, the maximum I/Q phase error is 15 and I/Q amplitude mismatch is 1.2 0.3 dB for the X-and Ku-band QAF. For the K-band design, the phase error distribution is 5 13 within 1 variations at GHz. Within 3 variations, the phase error ranges from 15 to 18 and amplitude mismatch is 2.3 0.6 dB, which are just enough for distinguishing 22.5 of phase quantization levels. Fig. 7(a) shows the analog differential signed-adder, which adds the -converted I-and Q-input from a QAF together in the current domain at the output node, synthesizing the required phase. The size of the input transistors ( ) is optimized through SPECTRE simulations with respect to the linearity. The polarity of each I/Q input can be reversed by switching the tail current from one side to the other with switches and . As the phase shifter is designed to be integrated with multiple arrays on-chip, the small form factor is a critical consideration, leading to the use of an active inductor load composed of and , instead of an on-chip spiral inductor. The equivalent output impedance from the active inductor load can be expressed as , where , [29] . The and are gate-source and gate-drain parasitic capacitances of , respectively, and is the transconductance of , expressed as . For measurement purposes only, , , and constitute a wideband 50 matching T-network (differentially 100 ) of which maximum circuit node Q looking toward the 50 load from the matching network is less than 1.
B. Analog Differential Adder
For the X-and Ku-band phase shifter, the total bias current ( ) in the differential adder is 5 mA from a 1.5 V supply voltage. This provides roughly and nH ( GHz) from the active inductor load with and of . In the SPECTRE simulations including I/O pad parasitics, the phase shifter shows 2 0 dB of differential voltage gain at 5-20 GHz. The peak gain variance is less than 2.4 dB and the worst case phase error at 12 GHz is less than 5.2 for all 4-bit phase states. The phase shifter achieves typically 4.7 dBm of input at 12 GHz. The is below 10 dB at 8-16.7 GHz and is less than 10 dB at 6.7-16 GHz with pH ( GHz), fF and fF. For the K-band phase shifter, with 7 mA of DC current in the adder, and with and of ( and pH), the differential voltage gain is 6 2.5 dB at 15-30 GHz in simulations. At 24 GHz, the peak gain error is less than 3.5 dB and the peak phase error is less than 9.5 for all phase bits. The input at 24 GHz is 1.3 dBm. The is less than 10 dB at 15-33 GHz and is below 10 dB at 15-28.2 GHz with pH ( GHz), fF and fF in the SPECTRE simulations. 
C. DAC
The gain controls of the I-and Q-path of the adder for 4-bit phase resolution can be achieved by changing the bias current ratios between the two paths. For instance, a 6:1 ratio between and results in 6:1 ratio between the I-and Q-paths of the adder based on the long channel model, leading to an output phase of , which is a good approximation for low-level gate overdriving and well matched with the simulation results. This is only 0.3 error from the 4-bit resolution, indicating that the phase shifter can achieve a high accuracy by simple DC bias current controls. A current-mode differential DAC shown in Fig. 7(b) sets the bias current ratios of the I-and Q-paths of the adder through mirroring to the current source of for 4-bit phase synthesis. Table I shows the control logics for the pMOS switches , , and in the DAC, and nMOS switches and in the adder. " " means logically high ( on-state) and " " is logically low ( off-state) .
, where , , 1, 2, and 3, is just the logic inversion of .
The differential architecture of the phase shifter causes the 0 -bit, 22.5 -bit, and 45 -bit to be fundamental bits, as the others can be obtained by reversing the switch polarities of these bits in the adder and/or in the DAC (see Table I ). It should be also emphasized that the logic and scaling of current sources of the DAC are set such that for all 4-bit phase states, the load current in the adder keeps a constant value, i.e., for all phase bits. This results in a constant impedance of the active inductor load, and the same amplitude response proportional to for all phase states. For instance, for all the cases of 0 -bit, 22.5 -bit, and 45 -bit, the scaling factors of the output load current in the adder have the same values of 5.6 and the gain can be expressed as , where is a constant determined by a transistor size of , process parameters such as and , load impedance and current mirroring ratio from DAC to adder. To improve current matching, the DAC is designed with long channel CMOS ( m). The control logics are implemented with static CMOS gates.
IV. EXPERIMENTAL RESULTS AND DISCUSSIONS
The phase shifters are realized in IBM 0.13-m one-poly eight-metal (1P8M) CMOS technology. To improve signal balance, all the signal paths have symmetric layouts. The fabricated die microphotographs are shown in Fig. 8 . The core size excluding output matching networks for both phase shifters is 0.33 0.43 mm , and the total size including all the pads and matching circuits is 0.75 0.6 mm . The phase shifters are measured on-chip with external 180 hybrid couplers (Krytar, loss 0.5-1.5 dB @ 5-26 GHz) for differential signal inputs and outputs. The balun loss is calibrated out with a standard differential SOLT calibration technique using a vector signal network analyzer (Agilent, PNA-E8364B).
As the input reflection coefficient is dominantly set by the quadrature network, a changing phase at the adder does not disturb the characteristic. The characteristics also do not change for different phase settings, as the output load currents are the same for all phase states, resulting in a constant output impedance from the active load as discussed. Fig. 9 displays the typical measurement results of the input and output return losses, together with the simulation curves. For X-and Ku-band phase shifters, the , converted into differential 50 reference using ADS, is below 10 dB from 8.5 GHz to 17.2 GHz. In differential 100 reference, the phase shifter shows less than 10 dB of in the 6.3-16.5 GHz range. For the K-band phase shifter, the measured is below 10 dB at 16.8-26 GHz and the is less than 10 dB at 17-26 GHz. The external 180 hybrid couplers limit the maximum measurement frequency for the K-band case.
A. QAF Characteristics
The measurement of the 0 -/180 -bit and 90 -/270 -bit at the final output of the phase shifters should reflect the QAF characteristics exactly (Fig. 10) . The dashed curves correspond to simulations with 50 fF loading capacitance. For the QAF of the X-and Ku-band phase shifters, the peak I/Q phase error is less than 5.5 and gain error is less than 1.5 dB at 12 GHz. The 10 phase error frequency range is from 5.5-17.5 GHz. The peak I/Q gain error at 5-20 GHz is less than 2.4 dB. For the K-band QAF, the quadrature phase error varies from 2.7 at 15 GHz to a maximum of 15.2 at 26 GHz. The I/Q amplitude error of the K-band QAF is 1.76-3.3 dB at 15-26 GHz.
B. X-and Ku-Band Phase Shifters
For the X-and Ku-band phase shifters, Fig. 11(a) and (b) shows the frequency responses of the unwrapped insertion phases and insertion gains according to the 4-bit digital input codes, measured from 5 to 20 GHz. At 12 GHz, the measured peak-to-peak phase error is 8. 5 9.1 and the peak-to-peak insertion gain is 1.5 1.2 dB for all phase states. The average differential gain ranges from 3 dB at 20 GHz to 0.2 dB at around 11-12 GHz. The peak-to-peak gain variations are minimum 1.4 dB at 7 GHz and maximum 5.4 dB at 20 GHz. With reference to 0 -bit which comes from a 0000 digital input code, the RMS phase error can be defined as (10) where and means the th output phase error from the ideal phase value corresponding to the th digital input sequence in Table I . Similarly, the RMS gain error can be defined as dB (11) where dB dB dB . The is th insertion gain in dB-scale corresponding to th digital input order and is the average insertion gain in dB-scale also.
The RMS phase error and gain error, calculated at each measured frequency, are shown in Fig. 11(c) and (d) , respectively. The phase shifter exhibits less than 5 RMS phase error from 5.3 GHz to about 12 GHz. The 10 RMS error frequency range goes up to 18 GHz, achieving 5-bit accuracy across more than 3:1 bandwidth. The RMS gain error is less than 2.2 dB for 5-20 GHz. The phase shifter achieves 5.4 1.3 dBm of input at 12 GHz for all 4-bit phase states with 5.8 mA of DC current consumption from a 1.5 V supply voltage. Fig. 12(a) shows the measured insertion phases with 4-bit digital input codes of the K-band phase shifter. The insertion loss characteristics are shown in Fig. 12(b) , and the RMS phase errors and gain errors versus frequency are presented in Fig. 12(c) and (d) , respectively. The RMS phase error is 6.5 -13 at 15-26 GHz. The average insertion loss varies from 4.6 dB at 15 GHz to 3 dB at around 24.5-26 GHz. The peak-to-peak gain variations are minimum 3.3 dB at 15.4 GHz and maximum 6.3 dB at 25.6 GHz. The RMS gain error is less than about 2.1 dB from 15 to 26 GHz. As shown in Fig. 11(c) and (d) and in Fig. 12(c) and (d) , the RMS phase errors versus frequency have strong correlations with the RMS gain error patterns versus frequency. This is a typical characteristic of the proposed phase shifter; because the output phase in the phase shifter is set by the gain factors of the I-and Q- input of the adder, any gain error indicates the scale of the phase error. The measured input is 0.8 1.1 dBm for all phase states at 24 GHz. The total current consumption is 7.8 mA from a 1.5 V supply voltage.
C. K-Band Phase Shifter
Finally, the 0 -bit response is subtracted from all the measured 4-bit phase responses and the results show nearly constant 4-bit phase shift versus frequency for each phase shifter (Fig. 13) . These results also imply that although the phase accuracy is dependent on the accuracy of the I/Q network, the phase shifter can guarantee the output phase monotonicity versus input digital control sequences, one of the fundamental merits of the active phase shifters over passive designs. All the measured results are summarized in Table II. V. CONCLUSION In this work, we demonstrate 0.13-m CMOS 4-bit active digital phase shifters for X-, Ku-, and K-band multiple antenna array applications. The fundamental operation of the active phase shifters is to interpolate the phases of the quadrature input signals by adding two I/Q inputs. Resonance-based differential quadrature networks are developed to minimize loss and to increase the operating bandwidth with excellent signal precision in the phase shifters. The measured characteristics are well matched with theory and simulations from SPECTRE. The core size of the integrated phase shifters with all digital control circuitry is 0.33 0.43 mm , which is a very small area. With all the performance figures, power consumption and size, the proposed active CMOS phase shifters are excellent candidates for integrated phased array systems.
